

What is claimed is:

CLAIMS

- 1 1. Apparatus for converting a serially received data word to a parallel output data word,
- 2 said apparatus comprising:
 - 3 a serial data input interface that receives the serially received data word, and provides a
 - 4 received data word;
 - 5 a serial-to-parallel mapping circuit that receives said received data word and generates
 - 6 memory write control and write address signals;
 - 7 a memory device having a first port responsive to said memory write control signals
 - 8 and write address signals for writing said received data word into said memory device, and a
 - 9 second port responsive to memory read control and read address signals for reading data from
 - 10 said memory device; and
 - 11 output interface circuitry that generates said memory read control and read address
 - 12 signals, and receives output data from said memory device and reorders the bits of said output
 - 13 data to provide a parallel output data word.
- 1 2. The apparatus of claim 1, wherein said serial-to-parallel mapping circuit comprises
- 2 means for partitioning said received data word into a plurality of partitioned received data
- 3 words and for generating said memory write control signals such that said partitioned received
- 4 data words are written into said memory device at uniquely associated memory addresses.
- 1 3. The apparatus of claim 2, wherein said output interface circuitry comprises an output
- 2 mapping circuit responsive to said output data and a parallel output interface, wherein

3 reordering of the bits said output data word by mapping interconnects between an output port
4 of said output mapping circuit and an input port parallel output interface, wherein said parallel
5 output interface also includes a parallel output interface output port that provides the parallel
6 output data word.

1 4. The apparatus of claim 1, wherein said output interface circuitry comprises an output
2 mapping circuit that reads a word from said memory device, wherein said word read from said
3 memory has an equal number of bits as said serially received data word.

1 5. The apparatus of claim 1, wherein said serial data interface clocks in said serially
2 received data word at a first rate and said serial-to-parallel mapping circuit clocks data at a
3 second rate having a frequency least eight times faster than said first rate.

1 6. Apparatus for converting a parallel received data word to a serial data word, said
2 apparatus comprising:

3 a memory device having a first port responsive to memory write control and write
4 address signals, and a second port responsive to memory read control and read address signals;

5 a parallel-to-serial mapping circuit that receives the parallel received data word and
6 generates said memory write control and write address signals to write a bit shuffled version of
7 said parallel received data word into said memory device; and

8 a data output interface that generates said memory read control and read address signals
9 to perform reads from said memory device and receives output data from said memory device
10 to provide the serial data word.

1 7. The apparatus of claim 6, wherein said memory device comprises a RAM device.

1 8. A serial-to-parallel/parallel-to-serial conversion engine, comprising:
2 A) serial-to-parallel conversion path that includes
3 A1) a serial data input interface that receives a serially received data word,
4 and provides a received data word;
5 A2) a serial-to-parallel mapping circuit that receives said received data word
6 and generates first memory write control and write address signals;
7 A3) a first memory device having a first port responsive to said first memory
8 write control signals and write address signals for writing said received data word into
9 said first memory device, and a second port responsive to first memory read control
10 and read address signals for reading data from said first memory device;
11 A4) output interface circuitry that generates said first memory read control
12 and read address signals, and receives output data from said first memory device and
13 reorders the bits of said output data to provide a parallel output data word;
14 B) a parallel-to-serial data conversion path that includes

15 B1) a second memory device having a third port responsive to second
16 memory write control and write address signals, and a fourth port responsive to second
17 memory read control and read address signals;

18 B2) a parallel-to-serial mapping circuit that receives the parallel received data
19 word and generates said second memory write control and write address signals to write
20 a bit shuffled version of said parallel received data word into said second memory
21 device; and

22 B3) a data output interface that generates said second memory read control
23 and read address signals to perform reads from said second memory device and
24 receives output data from said second memory device to provide a serial data word.